Impact of Hazards on Pattern Selection for Small Delay Defects

Hazards ubiquitously exist in combinational circuits, and then should be taken into account for delay testing. This paper analyzes the impact of hazards on small-delay defect (SDD) detection, and presents a new test pattern selection method considering hazards. The concept of arrival time window is introduced and the concept of output deviation is redefined to accurately reflect the pattern capability on SDD detection. A new signal transition probability calculation method is presented to calculate output deviation more practical than that without considering hazards. Patterns from an N-detect test set for transition faults are then selected according to their output deviations. Experimental results show that, for the same pattern count, the patterns selected by the proposed method excite more long paths, and are capable of detecting more small delay defects at the early stage of delay testing compared to the method without considering hazards.

[1]  Richard Putman,et al.  Enhanced timing-based transition delay testing for small delay defects , 2006, 24th IEEE VLSI Test Symposium.

[2]  Chen Wang,et al.  Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects , 2006, 2006 15th Asian Test Symposium.

[3]  Irith Pomeranz,et al.  On generating high quality tests for transition faults , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[4]  Melvin A. Breuer.  The Effects of Races, Delays, and Delay Faults on Test Generation , 1974, IEEE Transactions on Computers.

[5]  Toshiyuki Maeda,et al.  Invisible delay quality - SDQM model lights up what could not be seen , 2005, IEEE International Conference on Test, 2005..

[6]  Y. Sato,et al.  Not all Delay Tests Are the Same - SDQL Model Shows True-Time , 2006, 2006 15th Asian Test Symposium.

[7]  Mark Mohammad Tehranipoor,et al.  Timing-based delay test for screening small delay defects , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Janusz Rajski,et al.  Impact of multiple-detect test patterns on product quality , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Weiping Shi,et al.  K longest paths per gate (KLPG) test generation for scan-based sequential circuits , 2004, 2004 International Conferce on Test.

[10]  Mark Mohammad Tehranipoor,et al.  Test-Pattern Grading and Pattern Selection for Small-Delay Defects , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[11]  Jacob A. Abraham,et al.  Tri-scan: a novel DFT technique for CMOS path delay fault testing , 2004, 2004 International Conferce on Test.

[12]  Magdy S. Abadir,et al.  Reducing pattern delay variations for screening frequency dependent defects , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[13]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[14]  Alfred L. Crouch,et al.  AC scan path selection for physical debugging , 2003, IEEE Design & Test of Computers.