Implementation of kernels on the Maestro processor

Currently, most microprocessors use multiple cores to increase performance while limiting power usage. Some processors use not just a few cores, but tens of cores or even 100 cores. One such many-core microprocessor is the Maestro processor, which is based on Tilera's TILE64 processor. The Maestro chip is a 49-core, general-purpose, radiation-hardened processor designed for space applications. The Maestro processor, unlike the TILE64, has a floating point unit (FPU) in each core for improved floating point performance. The Maestro processor runs at 342 MHz clock frequency. On the Maestro processor, we implemented several widely used kernels: matrix multiplication, vector add, FIR filter, and FFT. We measured and analyzed the performance of these kernels. The achieved performance was up to 5.7 GFLOPS, and the speedup compared to single tile was up to 49 using 49 tiles.

[1]  Stephen P. Crago,et al.  FFTW and Complex Ambiguity Function performance on the Maestro processor , 2011, 2011 Aerospace Conference.

[2]  G. R. Brown Radiation hardened PowerPC 603e/sup TM/ based single board computer , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[3]  Stephen P. Crago,et al.  Software-based fault tolerance for the Maestro many-core processor , 2011, 2011 Aerospace Conference.

[4]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.