MOSFET Performance Scaling—Part II: Future Directions

The analytical MOSFET intrinsic delay introduced in Part I of this paper is used to examine the tradeoffs between key device elements required in order for the performance scaling trend to continue in future high-performance CMOS generations. A scaling scenario based on contacted source/drain gate pitch is presented and used to examine the prospects of MOSFET performance in the future nodes. It is shown that, from 32-nm node onwards, MOSFET performance will counterscale, mainly due to increase in the parasitic gate capacitance as a result of proximity of the gate and source/drain electrodes. As a case study, the dependence of the transistor performance on various device parameters at the 32-nm node is analyzed. Reducing the fringing capacitance is shown to be the most effective approach to meet the required transistor delay.

[1]  M. Togo,et al.  A gate-side air-gap structure (GAS) to reduce the parasitic capacitance in MOSFETs , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  Kun-Ming Chen,et al.  Reduction of source/drain series resistance and its impact on device performance for PMOS transistors with raised Si/sub 1-x/Ge x source/drain , 2000 .

[4]  Jason C. S. Woo,et al.  Advanced Model and Analysis of Series Resistance for CMOS Scaling Into Nanometer Regime—Part I: , 2002 .

[5]  J. Woo,et al.  Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. I. Theoretical derivation , 2002 .

[6]  S. Narendra,et al.  Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors , 2003 .

[7]  Anne Vandooren,et al.  Comparison of raised source/drain versus raised extension in ultra-thin body, fully-depleted-SOI, including effects of BEOL via capacitances , 2004 .

[8]  P. Bai,et al.  An advanced low power, high performance, strained channel 65nm technology , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[9]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[11]  H. Ohta,et al.  High performance 30 nm gate bulk CMOS for 45 nm node with /spl Sigma/-shaped SiGe-SD , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[12]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[13]  S.C. Rustagi,et al.  Simulation of Multiple Gate FinFET Device Gate Capacitance and Performance with Gate Length and Pitch Scaling , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[14]  P. Oldiges,et al.  Challenges and Opportunities for High Performance 32 nm CMOS Technology , 2006, 2006 International Electron Devices Meeting.

[15]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[16]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[17]  S. Narasimha,et al.  High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography , 2006, 2006 International Electron Devices Meeting.

[18]  S. Takahashi,et al.  A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL , 2006, 2006 International Electron Devices Meeting.

[19]  S. Narasimha,et al.  Stress dependence and poly-pitch scaling characteristics of (110) PMOS drive current , 2007, 2007 IEEE Symposium on VLSI Technology.

[20]  Mansun Chan,et al.  Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs , 2007, IEEE Transactions on Electron Devices.

[21]  O. Faynot,et al.  Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack , 2007, 2007 IEEE International Electron Devices Meeting.

[22]  M. Heyns,et al.  High-Performance Deep Submicron Ge pMOSFETs With Halo Implants , 2007, IEEE Transactions on Electron Devices.

[23]  Syed Muhammad Zain Zafar,et al.  High-performance high-κ/metal gates for 45nm CMOS and beyond with gate-first processing , 2007, 2007 IEEE Symposium on VLSI Technology.

[24]  Ali Khaki-Firooz,et al.  Transport enhancement techniques for nanoscale MOSFETs , 2008 .