A 6 ns 1.5 V 4 Mb BiCMOS SRAM
暂无分享,去创建一个
H. Suzuki | K. Nakamura | K. Takeda | M. Takada | H. Toyoshima | T. Yamazaki | S. Kuhara | H. Okamura | H. Yoshida
[1] Toshiaki Yamanaka,et al. A 1-V TFT-load SRAM using a two-step word-voltage method , 1992 .
[2] T. Yamazaki,et al. A 220-MHz pipelined 16-Mb BiCMOS SRAM with PLL proportional self-timing generator , 1994 .
[3] M. Ukita,et al. A single-bit-line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM's , 1993 .
[4] Kiyotaka Imai,et al. A sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump , 1996, IEEE J. Solid State Circuits.
[5] K. Nakamura,et al. A 6-ns ECL 100 K I/O and 8-ns 3.3-V TTL I/O 4-Mb BiCMOS SRAM , 1992 .
[6] Kazuyuki Nakamura,et al. High speed submicron BiCMOS memory , 1995 .
[7] K. Sawada,et al. An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..
[8] H. Suzuki,et al. A 220 MHz pipelined 16 Mb BiCMOS SRAM with PLL proportional self-timing generator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[9] Koichiro Ishibashi,et al. A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers , 1994 .
[10] B. Gunning,et al. A CMOS low-voltage-swing transmission-line transceiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[11] Kiyotaka Imai,et al. A novel sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.