Experimental and numerical results correlation during extreme use of power MOSFET designed for avalanche functional mode

Abstract Cost, weight and size reduction constrained designers of power electronic for micro hybrid vehicle to use power MOSFET under extreme conditions like avalanche mode. This paper shows the influence of the solder voids onto the die temperature distribution of a specifically designed power MOSFET. In the first part of this paper, a methodology is presented to perform fast dynamic temperature measurements during MOSFET avalanche (400 A–80 μs). In the second part of the paper, a comparison between experimental results and finite elements electro-thermal simulation is shown for power MOSFET operating in high conduction mode (500 A–100 ms). Finally the correlated numerical model is used to evaluate the sensitivity to solder voids of the chip temperature distribution.

[1]  Jean-Marie Dorkel,et al.  Source electrode evolution of a low voltage power MOSFET under avalanche cycling , 2009, Microelectron. Reliab..

[2]  D. Sdrulla,et al.  Estimating the temperature rise of power MOSFETs during the UIS test , 1992, [Proceedings] APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition.

[3]  Mauro Ciappa,et al.  Selected failure mechanisms of modern power modules , 2002, Microelectron. Reliab..

[4]  Dimeji Ibitayo,et al.  Validation of Infrared Camera Thermal Measurements on High-Voltage Power Electronic Components , 2007, IEEE Transactions on Instrumentation and Measurement.

[5]  Z. Khatir,et al.  Reliability of CoolMOS/spl trade/ under extremely hard repetitive electrical working conditions , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..