A 22.8-to-32.4 GHz Injection-locked Frequency Tripler with Source Degeneration

In this paper, injection-locked frequency tripler with wide locking range and high fundamental tone rejection is presented. Undesired fundamental harmonic due to the injected signal is notched out with the source degeneration. Prototype circuit is designed in 45-nm CMOS technology and achieves 28.4 dBc of harmonic rejection ratio. The tripler exhibits 34.8% of locking range with 4 dBm of input signal power. With 1.1 V of supply voltage, the core circuit consumes 5.2 mA and occupies only 265μm × 160μm of chip-area.

[1]  Munkyo Seo,et al.  A W-Band Signal Generation Using N-Push Frequency Multipliers for Low Phase Noise , 2014, IEEE Microwave and Wireless Components Letters.

[2]  Sanghun Lee,et al.  Injection-Locked Frequency Divider Topology and Design Techniques for Wide Locking-Range and High-Order Division , 2017, IEEE Access.

[3]  Tzu-Chao Yan,et al.  A 60 GHz Injection-Locked Frequency Tripler With Spur Suppression , 2010, IEEE Microwave and Wireless Components Letters.

[4]  N. Mazor,et al.  Analysis and design of an X-band-to-W-band CMOS active multiplier with improved harmonic rejection , 2013, IEEE Transactions on Microwave Theory and Techniques.

[5]  John R. Long,et al.  A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.