Practical and scalable evolution of digital circuits

This paper addresses the scalability problem prevalent in the evolutionary design of digital circuits and shows that Evolvable Hardware (EHW) can indeed be considered as a viable alternative design methodology for large and complex circuits. Despite the effort by the EHW community to overcome the scalability problems using both direct mapped techniques and developmental approaches, so far only small circuits have been evolved. This paper shows that, by partitioning a digital circuit and making use of a modular developmental approach, namely, the Modular Developmental Cartesian Genetic Programming (MDCGP) technique, it is indeed possible to evolve large circuits. As a proof of concept, a 5x5 multiplier is evolved for partition sizes of 32 and 64. It is shown that compared to the direct evolution technique, the MDCGP technique provides five times reduction in terms of evolution times, 6-56% reduction in area and improved fault tolerance. The technique is readily scalable and can be applied to even larger partition sizes, and also to sequential circuits, thus providing a promising path to evolve large and complex circuits.

[1]  A. P. Shanthi,et al.  Exploring FPGA structures for evolving fault tolerant hardware , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[2]  Hitoshi Iba,et al.  A Pattern Recognition System Using Evolvable Hardware , 1996, PPSN.

[3]  Gunnar Tufte,et al.  Shrinking the Genotype: L-systems for EHW? , 2001, ICES.

[4]  Julian Francis Miller,et al.  Towards the automatic design of more efficient digital circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[5]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[6]  Peter J. Bentley,et al.  Three Ways to Grow Designs: A Comparison of Embryogenies for an Evolutionary Design Problem , 1999, GECCO.

[7]  Tatiana Kalganova,et al.  Evolutionary Algorithms and Theirs Use in the Design of Sequential Logic Circuits , 2004, Genetic Programming and Evolvable Machines.

[8]  Jim Torresen,et al.  Evolving Multiplier Circuits by Training Set and Training Vector Partitioning , 2003, ICES.

[9]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[10]  Julian Francis Miller,et al.  Scalability problems of digital circuit evolution evolvability and efficient designs , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[11]  Julian Francis Miller,et al.  Evolution and Acquisition of Modules in Cartesian Genetic Programming , 2004, EuroGP.

[12]  R. Timothy Edwards.  Circuit morphologies and ontogenies , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[13]  John R. Koza,et al.  Genetic programming 2 - automatic discovery of reusable programs , 1994, Complex Adaptive Systems.

[14]  John R. Koza,et al.  Genetic Programming IV: Routine Human-Competitive Machine Intelligence , 2003 .

[15]  John R. Koza,et al.  Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures in Evolving Electrical Circuits Using Genetic Programming , 1996, ICES.

[16]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[17]  A. P. Shanthi,et al.  Genetic learning based fault tolerant models for digital systems , 2005, Appl. Soft Comput..

[18]  Julian Francis Miller,et al.  A Developmental Method for Growing Graphs and Circuits , 2003, ICES.

[19]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[20]  Lukás Sekanina,et al.  Evolutionary Design of Digital Circuits: Where Are Current Limits? , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[21]  J. Miller.  Digital filter design at gate-level using evolutionary algorithms , 1999 .

[22]  John R. Koza,et al.  The importance of reuse and development in evolvable hardware , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[23]  Tatiana Kalganova.  An Extrinsic Function-Level Evolvable Hardware Approach , 2000, EuroGP.

[24]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[25]  A. P. Shanthi,et al.  Enhancing the development based evolution of digital circuits , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[26]  Peter J. Bentley,et al.  Towards development in evolvable hardware , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[27]  Peter Eggenberger,et al.  Evolving Morphologies of Simulated 3d Organisms Based on Differential Gene Expression , 1997 .

[28]  Peter Eggenberger-Hotz.  Evolving Morphologies of Simulated 3d Organisms Based on Differential Gene Expression , 2007 .