Impact of lateral source/drain abruptness on device performance

This paper presents a detailed study of the impact of lateral doping abruptness in the source/drain extension region and the gate-extension overlap length on device performance. Proper choice of the metric used to compare the different device designs is essential. Series resistance and threshold voltage roll-offs are shown to be incomplete measures of device performance that could lead to inconsistent lateral abruptness requirements. While series resistance is seen to improve with increasing junction abruptness, threshold voltage roll-off could be degraded by both lateral junctions that are too gradual and too abrupt - in contrast to the conventional scaling assumptions. The I/sub on/ (supernominal)-I/sub off/ (subnominal) plot, which takes into account statistical variations of gate length, is proposed as a good metric for comparing different device technology designs. Gate-extension overlap length is shown to interact with lateral doping abruptness and to have a significant impact on device performance.

[1]  Somit Talwar,et al.  Ultra-shallow, abrupt, and highly-activated junctions by low-energy ion implantation and laser annealing , 1998, 1998 International Conference on Ion Implantation Technology. Proceedings (Cat. No.98EX144).

[2]  L. D. Yau,et al.  A simple theory to predict the threshold voltage of short-channel IGFET's , 1974 .

[3]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  V. Axelrad,et al.  A simulation study of CMOS performance improvement by laser annealed source/drain extension profiles , 2000, 2000 International Conference on Ion Implantation Technology Proceedings. Ion Implantation Technology - 2000 (Cat. No.00EX432).

[5]  Yuan Taur,et al.  MOSFET channel length: extraction and interpretation , 2000 .

[6]  Guglielmo Fortunato,et al.  Two-dimensional delineation of ultrashallow junctions obtained by ion implantation and excimer laser annealing , 2000 .

[7]  R. Logan,et al.  Anomalous short-channel effects in 0.1 /spl mu/m MOSFETs , 1996, International Electron Devices Meeting. Technical Digest.

[8]  J. L. Lentz,et al.  An improved electron and hole mobility model for general purpose device simulation , 1997 .

[9]  Robert W. Dutton,et al.  Series resistance calculation for source/drain extension regions using 2-D device simulation , 2002 .

[10]  Xing Zhou,et al.  A simple and unambiguous definition of threshold voltage and its implications in deep-submicron MOS device modeling , 1999 .

[11]  K.K. Ng,et al.  Analysis of the gate-voltage-dependent series resistance of MOSFET's , 1986, IEEE Transactions on Electron Devices.

[12]  Ajit K. Srivastava,et al.  Design and integration considerations for end-of-the roadmap ultrashallow junctions , 2000 .

[13]  Daniel F. Downey,et al.  Sub-melt laser annealing followed by low-temperature RTP for minimized diffusion , 2000, 2000 International Conference on Ion Implantation Technology Proceedings. Ion Implantation Technology - 2000 (Cat. No.00EX432).

[14]  T. Sugii,et al.  A study of ultra shallow junction and tilted channel implantation for high performance 0.1 /spl mu/m pMOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[15]  R.R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979, IEEE Transactions on Electron Devices.

[16]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[17]  M. Foisy,et al.  Improved device technology evaluation and optimization , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[18]  C. S. Rafferty,et al.  Series resistance limits for 0.05μm MOSFETs , 2000 .