Characterization of leakage power in CMOS technologies
暂无分享,去创建一个
[1] Mohamed I. Elmasry,et al. Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.
[2] Mark Storey,et al. Microprocessor IDDQ Testing: A Case Study , 1995, IEEE Des. Test Comput..
[3] G. Crisenza,et al. Manufacturability of low power CMOS technology solutions , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.
[4] A. Toriumi,et al. Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .
[5] Carver A. Mead. Scaling of MOS technology to submicrometer feature sizes , 1994 .
[6] Paolo Antognetti,et al. Semiconductor Device Modeling with Spice , 1988 .
[7] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .
[8] Robert H. Dennard,et al. CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.
[9] I. C. Kizilyalli,et al. High performance 3.3- and 5-V 0.5-/spl mu/m CMOS technology for ASIC's , 1995 .