A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC
暂无分享,去创建一个
Kenichi Okada | Akira Matsuzawa | Zule Xu | Masaya Miyahara | K. Okada | A. Matsuzawa | Zule Xu | M. Miyahara
[1] Salvatore Levantino,et al. A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.
[2] Kathleen Philips,et al. 9.8 An 860μW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[3] A.A. Abidi,et al. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.
[4] Akira Matsuzawa,et al. A 0.84ps-LSB 2.47mW time-to-digital converter using charge pump and SAR-ADC , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.
[5] Tony Wong,et al. A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter , 2011, IEEE Journal of Solid-State Circuits.
[6] Ian Galton,et al. A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.
[7] Matthew Z. Straayer,et al. A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.
[8] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[9] Tsung-Hsien Lin,et al. Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional- $N$ PLLs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Kenichi Okada,et al. 25.2 A 2.2GHz −242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[11] T. Riley,et al. Delta-sigma modulation in fractional-N frequency synthesis , 1993 .
[12] Enrico Temporiti,et al. A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques , 2009, IEEE Journal of Solid-State Circuits.
[13] R. Castello,et al. A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.
[14] Ahmed Elkholy,et al. A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC , 2015, IEEE Journal of Solid-State Circuits.
[15] Ian Galton,et al. A TDC-Free Mostly-Digital FDC-PLL Frequency Synthesizer With a 2.8-3.5 GHz DCO , 2015, IEEE Journal of Solid-State Circuits.
[16] Lars C. Jansson,et al. A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.
[17] Mike Shuo-Wei Chen,et al. A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC , 2010, IEEE Journal of Solid-State Circuits.
[18] O. Moreira-Tamayo,et al. All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.
[19] Fa Foster Dai,et al. A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.
[20] Tadashi Maeda,et al. A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.
[21] Bang-Sup Song,et al. A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.
[22] Foster F. Dai,et al. A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.
[23] Enrico Temporiti,et al. A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.
[24] Yen-Hsiang Wang,et al. 14.9 Sub-sampling all-digital fractional-N frequency synthesizer with −111dBc/Hz in-band phase noise and an FOM of −242dB , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[25] K. Muhammad,et al. All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[26] Akira Matsuzawa,et al. Sub-Picosecond Resolution and High-Precision TDC for ADPLLs Using Charge Pump and SAR-ADC , 2015, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[27] Hyung Seok Kim,et al. A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique , 2013, IEEE Journal of Solid-State Circuits.
[28] Bang-Sup Song,et al. A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[29] Jaeha Kim,et al. A 9.2-GHz digital phase-locked loop with peaking-free transfer function , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.
[30] Luca Fanori,et al. A Dither-Less All Digital PLL for Cellular Transmitters , 2012, IEEE Journal of Solid-State Circuits.
[31] Poras T. Balsara,et al. All-digital frequency synthesizer in deep-submicron CMOS , 2006 .
[32] Akira Matsuzawa,et al. A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[33] Giovanni Marzin,et al. A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.
[34] A.A. Abidi,et al. Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.
[35] A.A. Abidi,et al. A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.
[36] Nenad Pavlovic,et al. A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.
[37] Akira Matsuzawa,et al. A Varactor-Less and Dither-Less LC-Digitally Controlled Oscillator with 9-bit Fine Bank, 0.26 mm 2 Area, and 6.7 kHz Frequency Resolution , 2014 .
[38]
Waleed Khalil,et al.
A 1 MHz Bandwidth, 6 GHz 0.18
[39] Alan N. Willson,et al. A 2.8–3.2-GHz Fractional- $N$ Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO , 2013, IEEE Journal of Solid-State Circuits.
[40] Antonio Liscidini,et al. Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.
[41] Ian Galton,et al. Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[42] Hung-Ming Chien,et al. A 4GHz Fractional-N synthesizer for IEEE 802.11a , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[43] K.J. Wang,et al. Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.