Using the NS-2 Network Simulator for Evaluating Multi Protocol Label Switching in Network-on-Chip

Networks-on-chips (NoC) have been introduced as a remedy for the growing problems of current interconnection VLSI chips. Being a relatively new domain in research, simulation tools for NoC are scarce. To fill the gap, we use network simulator NS-2 for simulating multi protocol label switching in NoC, especially at high level chip design. The huge library of network elements with its flexibility to accommodate customized designs like (ASIC), caused to network simulator 2 (NS-2) becomes a viable choice for NoC. We also carry out the NS-2 to simulate MPLS resource reservation mechanism and types of services in NOC.

[1]  Axel Jantsch,et al.  Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .

[2]  F. Nadeem,et al.  Using the NS-2 Network Simulator for Evaluating Network on Chips (NoC) , 2006, 2006 International Conference on Emerging Technologies.

[3]  Jeffrey T. Draper,et al.  Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[4]  Vicente Alarcon-Aquino,et al.  Reconfigurable path restoration schemes for MPLS networks , 2009 .

[5]  J.H. Park,et al.  MPEG-4 video codec on an ARM core and AMBA , 2001, Proceedings of Workshop and Exhibition on MPEG-4 (Cat. No.01EX511).

[6]  B. Drerup,et al.  Next generation CoreConnect/spl trade/ processor local bus architecture , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[7]  Radu Marculescu,et al.  On-Chip Stochastic Communication , 2003, DATE.

[8]  Rabi N. Mahapatra,et al.  A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[9]  Jeffrey T. Draper,et al.  Characterization of a Fault-tolerant NoC Router , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  C. Roark,et al.  New developments in a PI-Bus specification by the JIAWG and SAE , 1992, Proceedings of the IEEE 1992 National Aerospace and Electronics Conference@m_NAECON 1992.

[11]  Niraj K. Jha,et al.  Fault-tolerant computer system design , 1996, IEEE Parallel & Distributed Technology: Systems & Applications.

[12]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[13]  Uyless D. Black.  MPLS and Label Switching Networks , 2000 .

[14]  Yusuf Leblebici,et al.  Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[15]  Gerald E. Sobelman,et al.  Network-on-chip quality-of-service through multiprotocol label switching , 2006, 2006 IEEE International Symposium on Circuits and Systems.