TSV-aware analytical placement for 3D IC designs
暂无分享,去创建一个
[1] Jason Cong,et al. An analytical placer for mixed-size 3D placement , 2010, ISPD '10.
[2] Yao-Wen Chang,et al. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Sung Kyu Lim,et al. A study of Through-Silicon-Via impact on the 3D stacked IC layout , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[4] Jason Cong,et al. A multilevel analytical placement for 3D ICs , 2009, 2009 Asia and South Pacific Design Automation Conference.
[5] Kwang-Ting Cheng,et al. Electronic Design Automation: Synthesis, Verification, and Test , 2009 .
[6] Ulf Schlichtmann,et al. Abacus: fast legalization of standard cell circuits with minimal movement , 2008, ISPD '08.
[7] Andrew B. Kahng,et al. Implementation and extensibility of an analytic placer , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Jason Cong,et al. Thermal-Aware 3D IC Placement Via Transformation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[9] Sachin S. Sapatnekar,et al. Placement of 3D ICs with Thermal and Interlayer Via Considerations , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[10] Hai Zhou,et al. Efficient Steiner tree construction based on spanning graphs , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Joseph R. Shinnerl,et al. mPL6: enhanced multilevel mixed-size placement , 2006, ISPD '06.
[12] Andrew B. Kahng,et al. A faster implementation of APlace , 2006, ISPD '06.
[13] Jason Cong,et al. Multilevel generalized force-directed method for circuit placement , 2005, ISPD '05.
[14] Sachin Sapatnekar,et al. Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD 2003.