Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting
暂无分享,去创建一个
[1] Nader I Rafla,et al. A Study of Finite State Machine Coding Styles for Implementation in FPGAs , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[2] Jukka Saarinen,et al. Finite state machine encoding for VHDL synthesis , 2001 .
[3] Jan Haase,et al. TR-FSM: Transition-Based reconfigurable finite state machine , 2011, TRETS.
[4] Toshiaki Miyazaki,et al. Performance improvement technique for synchronous circuits realized as LUT-based FPGAs , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[5] Shi-Yu Huang. On speeding up extended finite state machines using catalyst circuitry , 2001, ASP-DAC '01.
[6] Lech Józwiak,et al. Fast and compact sequential circuits through the information-driven circuit synthesis , 2001, Proceedings Euromicro Symposium on Digital Systems Design.
[7] N. Nedjah,et al. Evolutionary Synthesis of Synchronous Finite State Machines , 2006, 2006 International Conference on Computer Engineering and Systems.
[8] Ignacio Garcia-Vargas,et al. Finite Virtual State Machines , 2012, IEICE Trans. Inf. Syst..
[9] Ignacio Garcia-Vargas,et al. Finite State Machines With Input Multiplexing: A Performance Study , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Robert Czerwinski,et al. Synthesis method of high speed finite state machines , 2010 .