High-speed architecture for a programmable frequency divider and a dual-modulus prescaler

We present a prescaler architecture that is suitable for high-speed CMOS applications. We apply the architecture to a 4/5 and an 8/9 dual-modulus prescaler and obtain a measured maximum clock frequency of 1.90 GHz in a standard 0.8 /spl mu/m CMOS bulk process. This is 13% faster than the traditional prescaler architecture keeping the same power consumption. We also apply the key part of the prescaler to a divide-by-N circuit reaching 1.75 GHz. This is three times faster than any previously reported CMOS implementation and comparable to GaAs implementations.

[1]  M. G. Kane,et al.  A 1.5-GHz programmable divide-by-N GaAs counter , 1988 .

[2]  R. A. Sadler,et al.  GaAs prescalers and counters for fast-settling frequency synthesizers , 1990 .

[3]  C. Y. Ho,et al.  A BiCMOS programmable frequency divider , 1992 .

[4]  H.-I. Cong,et al.  Multigigahertz CMOS dual-modulus prescaler IC , 1988 .

[5]  M. Ino,et al.  A 4.5-GHz GaAs dual-modulus prescalar IC , 1988 .

[6]  Qiuting Huang,et al.  1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 /spl mu/m CMOS prescalers , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Hun-Hsien Chang,et al.  A 550 MHz 9.3 mW CMOS frequency divider , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[8]  T. Kwasniewski,et al.  CMOS high-speed dual-modulus frequency divider for RF frequency synthesis , 1995 .

[9]  N. Tracht,et al.  A sub-1 mA 1.5-GHz silicon bipolar dual modulus prescaler , 1993 .

[10]  Patrik Larsson,et al.  A wide-range programmable high-speed CMOS frequency divider , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.