Exhaustive testing of stuck-open faults in CMOS combinational circuits
暂无分享,去创建一个
[1] Kewal K. Saluja,et al. SIGNATURE TECHNIQUES IN FAULT DETECTION AND LOCATION , 1985 .
[2] M. Renovell,et al. Topology dependence of floating gate faults in MOS integrated circuits , 1986 .
[3] Solomon W. Golomb,et al. Shift Register Sequences , 1981 .
[4] Vishwani D. Agrawal,et al. Test Generation for MOS Circuits Using D-Algorithm , 1983, 20th Design Automation Conference Proceedings.
[5] J. Paul Roth,et al. Computer Logic Testing And Verification , 1980 .
[6] Vishwani D. Agrawal,et al. Modeling and Test Generation Algorithms for MOS Circuits , 1985, IEEE Transactions on Computers.
[7] Melvin A. Breuer,et al. Diagnosis and Reliable Design of Digital Systems , 1977 .
[8] Yves Crouzet,et al. Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.
[9] Arthur D. Friedman. Diagnosis of Short-Circuit Faults in Combinational Circuits , 1974, IEEE Transactions on Computers.
[10] Jacob Savir,et al. Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.
[11] Yacoub M. El-Ziq,et al. Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.
[12] Parker,et al. Design for Testability—A Survey , 1982, IEEE Transactions on Computers.
[13] R. L. Wadsack,et al. Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.