A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32,8) Low-Density Parity-Check (LDPC) Code

Current-mode circuits are presented for implementing analog min-sum (MS) iterative decoders. These decoders are used to efficiently decode the best known error correcting codes such as low-density parity-check (LDPC) codes and turbo codes. The proposed circuits are devised based on current mirrors, and thus, in any fabrication technology that accurate current mirrors can be designed, analog MS decoders can be implemented. The functionality of the proposed circuits is verified by implementing an analog MS decoder for a (32,8) LDPC code in a 0.18-mum CMOS technology. This decoder is the first reported analog MS decoder. For low signal to noise ratios where the circuit imperfections are dominated by the noise of the channel, the measured error correcting performance of this chip in steady-state condition surpasses that of the conventional floating-point discrete-time synchronous MS decoder. When data throughput is 6 Mb/s, loss in the coding gain compared to the conventional MS decoder at BER of 10-3 is about 0.3 dB and power consumption is about 5 mW. This is the first time that an analog decoder has been successfully tested for an LDPC code, though a short one

[1]  Nhan Nguyen,et al.  Low-voltage CMOS circuits for analog iterative decoders , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Amir H. Banihashemi,et al.  Iterative decoding in analog CMOS , 2003, GLSVLSI '03.

[3]  P.G. Gulak,et al.  A 13.3Mb/s 0.35/spl mu/m CMOS analog turbo decoder IC with a configurable interleaver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  A. Neviani,et al.  A 0.35-/spl mu/m CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code , 2005, IEEE Journal of Solid-State Circuits.

[5]  Chris J. Myers,et al.  DESIGN METHODOLOGY FOR ANALOG VLSI IMPLEMENTATIONS OF ERROR CONTROL DECODERS , 2003 .

[6]  Amir H. Banihashemi,et al.  Convergence Speed and Throughput of Analog Decoders , 2007, IEEE Transactions on Communications.

[7]  Frank Kienle,et al.  A synthesizable IP core for DVB-S2 LDPC code decoding , 2005, Design, Automation and Test in Europe.

[8]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[9]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .

[10]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[11]  Vincent C. Gaudet,et al.  Decoder IC with a Configurable Interleaver , 2003 .

[12]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[13]  Sae-Young Chung,et al.  On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit , 2001, IEEE Communications Letters.

[14]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[15]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[16]  Amir H. Banihashemi,et al.  Full cmos min-sum analog iterative decoder , 2003, IEEE International Symposium on Information Theory, 2003. Proceedings..

[17]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[18]  H. Loeliger,et al.  Probability propagation and decoding in analog VLSI , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[19]  Amir H. Banihashemi,et al.  A current mode maximum winner-take-all circuit with low voltage requirement for min-sum analog iterative decoders , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[20]  Joachim Hagenauer,et al.  WA 21.5 An Analog 0.25∝m BiCMOS Tailbiting MAP Decoder , 2000 .

[21]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[22]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[23]  R.R. Harrison,et al.  CMOS analog MAP decoder for (8,4) Hamming code , 2004, IEEE Journal of Solid-State Circuits.

[24]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes , 2005, IEEE Transactions on Communications.

[25]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[26]  M. Moerz,et al.  An analog 0.25 /spl mu/m BiCMOS tailbiting MAP decoder , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[27]  Michael M. Green,et al.  CMOS current mirrors with reduced input and output voltage requirements , 1996 .

[28]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[29]  Amir H. Banihashemi,et al.  Dynamics and performance analysis of analog iterative decoding for low-density parity-check (LDPC) codes , 2006, IEEE Transactions on Communications.

[30]  Saied Hemati.  Iterative decoding in analog vlsi , 2005 .

[31]  Felix Lustenberger,et al.  On the design of analog VLSI iterative decoders , 2000 .

[32]  Niclas Wiberg,et al.  Codes and Decoding on General Graphs , 1996 .