NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture
暂无分享,去创建一个
[1] Reiner W. Hartenstein,et al. Field Programmable Logic and Applications , 1999, Lecture Notes in Computer Science.
[2] Chih-Liang Eric Cheng,et al. Risa: Accurate And Efficient Placement Routability Modeling , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[3] Steven Trimberger,et al. A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[4] Niraj K. Jha,et al. Hierarchical test generation and design for testability methods for ASPPs and ASIPs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Seth Copen Goldstein,et al. PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.
[6] Jason Cong,et al. Combinational logic synthesis for LUT based field programmable gate arrays , 1996, TODE.
[7] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[8] D. Strukov,et al. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .
[9] Rudy Lauwereins,et al. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.
[10] R. Stanley Williams,et al. CMOS-like logic in defective, nanoscale crossbars , 2004 .
[11] Chih-Liang Eric Cheng. RISA: accurate and efficient placement routability modeling , 1994, ICCAD.
[12] Vaughn Betz,et al. Timing-driven placement for FPGAs , 2000, FPGA '00.
[13] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Jing Guo,et al. Carbon Nanotube Field-Effect Transistors with Integrated Ohmic Contacts and High-κ Gate Dielectrics , 2004 .
[15] Raphael Rubin,et al. 3D Nanowire-Based Programmable Logic , 2006, 2006 1st International Conference on Nano-Networks and Workshops.
[16] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Charles M. Lieber,et al. High Performance Silicon Nanowire Field Effect Transistors , 2003 .
[18] Wei Zhang,et al. NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[19] Vaughn Betz,et al. Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.
[20] Srivaths Ravi,et al. Satisfiability-based test generation for nonseparable RTL controller-datapath circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.