On the real-time computation of DFT and DCT through systolic architectures

Proposes novel systolic architectures for the real-time computation of the DFT and the DCT. The proposed architectures are suitable for implementation in the VLSI form. Extension of the proposed architectures for the real-time computation of the 2D version of these transforms is also given. >

[1]  Nam Ik Cho,et al.  DCT algorithms for VLSI parallel implementations , 1990, IEEE Trans. Acoust. Speech Signal Process..

[2]  Graham A. Jullien,et al.  A VLSI array for computing the DFT based on RNS , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[3]  Ming-Chang Wu,et al.  A unified systolic array for discrete cosine and sine transforms , 1991, IEEE Trans. Signal Process..

[4]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.

[5]  Long-Wen Chan,et al.  A new systolic array for discrete Fourier transform , 1988, IEEE Trans. Acoust. Speech Signal Process..

[6]  H. T. Kung.  Special-Purpose Devices For Signal And Image Processing: An Opportunity In Very Large Scale Integration (VLSI) , 1980, Optics & Photonics.