论文信息 - A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate

A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate

Most memory-chip manufacturers keep trying to supply cost-effective storage devices with high-performance characteristics such as shorter tPROG, lower power consumption and higher endurance. For many years, every effort has been made to shrink die size to lower cost and to improve performance. However, the previously used node-shrinking methodology is facing challenges due to increased cell-to-cell interference and patterning difficulties caused by decreasing dimension. To overcome these limitations, 3D-stacking technology has been developed. As a result of long and focused research in 3D stacking technology, we succeed in developing 128 Gb 3b/cell Vertical NAND with 32 stack WL layers for the first time, which is the smallest 128 Gb NAND Flash. The die size is 68.9 mm 2, program time is 700 us and I/O rate is 1 Gb/s.

[1] Takashi Maeda,et al. Multi-stacked 1G cell/layer Pipe-shaped BiCS flash memory , 2009, 2009 Symposium on VLSI Circuits.

[2] Dong Woo Kim,et al. Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[3] Ali Mohammadzadeh,et al. 19.1 A 128Gb MLC NAND-Flash device using 16nm planar cell , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4] Soonwook Hwang,et al. A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5] Yoon-Hee Choi,et al. Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming , 2014, IEEE Journal of Solid-State Circuits.

[6] Byung-Gil Jeon,et al. A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7] Changsik Yoo,et al. Open-loop full-digital duty cycle correction circuit , 2005 .