Dynamic partial reconfiguration manager

Dynamic partial reconfiguration (DPR) is a technique that optimizes resource utilization of SRAM-based FPGAs, since it allows changing, on the fly, the functionality of a portion of its logic. A common DPR development flow requires the use of, at least, a microprocessor and several development tools (EDK, XSDK, PlanAhead); moreover, proposals are mainly based on MicroBlaze, ARM or PowerPC embedded processors, which also require extra memory control blocks. This article presents a generic DPR manager IP core (Intellectual Property), whose versatility allows the use of either any embedded processor or simple control logic. Results in terms of reconfiguration time and resources for Virtex 5 and Virtex 6 SRAM-FPGAs show its advantages and interest over traditional solutions.

[1]  Walter Stechele,et al.  Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.

[2]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[3]  S. Bayar,et al.  Self-reconfiguration on Spartan-III FPGAs with compressed partial bitstreams via a parallel configuration access port (cPCAP) core , 2008, 2008 Ph.D. Research in Microelectronics and Electronics.

[4]  Javier Echanobe,et al.  Dynamic Partial Reconfiguration in Embedded Systems for Intelligent Environments , 2012, 2012 Eighth International Conference on Intelligent Environments.

[5]  Oliver Diessel,et al.  ICAP-I: A reusable interface for the internal reconfiguration of Xilinx FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[6]  Mihalis Psarakis,et al.  Fault tolerant FPGA processor based on runtime reconfigurable modules , 2012, 2012 17th IEEE European Test Symposium (ETS).

[7]  A. Yurdakul,et al.  Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port ( PCAP ) , 2008 .

[8]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[9]  Marco D. Santambrogio,et al.  High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing , 2012, 2012 15th Euromicro Conference on Digital System Design.

[10]  Jean-Luc Dekeyser,et al.  Dynamic reconfiguration of modular I/O IP cores for avionic applications , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[11]  Walter Stechele,et al.  A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[12]  Juanjo Noguera,et al.  Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[13]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.