- Strain-Engineered MOSFETs

In this chapter, the key scaling limits are identified for MOS transistors, and methods for improving device performance are discussed. For improved short channel effects, creation of shallow source/dram extension (SDE) profiles, the use of retrograde and halo well profiles to improve leakage characteristics and the effect of scaling the gate oxide thickness are discussed in detail. Experimental data and simulations are used to show that although conventional scaling of junction depths is still possible, increased resistance for junction depths below 30 nm results in performance degradation. Fundamental trade-offs and scaling trends in engineering these effects are analysed.

[1]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[2]  A. Toriumi,et al.  In-plane mobility anisotropy and universality under uni-axial strains in nand p-MOS inversion layers on (100), [110], and (111) Si , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  M. Jurczak,et al.  The Impact of Layout on Stress-Enhanced Transistor Performance , 2005, 2005 International Conference On Simulation of Semiconductor Processes and Devices.

[4]  Chenming Hu,et al.  Modeling Advanced FET Technology in a Compact Model , 2006, IEEE Transactions on Electron Devices.

[5]  R. Rooyackers,et al.  A systematic study of trade-offs in engineering a locally strained pMOSFET , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[6]  A. De Keersgieter,et al.  Layout impact on the performance of a locally strained PMOSFET , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  Chi On Chui,et al.  Dual stress capping layer enhancement study for hybrid orientation finFET CMOS technology , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  M. Iwai,et al.  Layout Dependence Modeling for 45-nm CMOS With Stress-Enhanced Technique , 2009, IEEE Transactions on Electron Devices.

[9]  Hisashi Hara,et al.  Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon Surfaces , 1971 .

[10]  David Blaauw,et al.  Leakage power reduction using stress-enhanced layouts , 2008, 2008 45th ACM/IEEE Design Automation Conference.