Design of a 128-point Fourier Transform Chip for UWB Applications

This paper presents a novel 128-point FFT processor developed primarily for the application in a MB-OFDM based UWB system, in which a N=4*4*4*2 algorithm was exploited. A radix-22 unit and a radix-22/2 unit form the two-stage pipelined architecture. The parallel butterfly unit enhances the processing speed efficiently. Moreover, a unique butterfly both shared by radix-22 and radix-2 is proposed to save the silicon area. The feedback loop in butterfly units is used to avoid storing the data into the RAM at every clock. The design was carried out in the SMIC 0.25-mum five-metal layer BiCMOS technology. Clock rate at 66MHz has been achieved

[1]  A. Y. Kwentus,et al.  An architecture for high-performance/small-area multipliers for use in digital filtering applications , 1994 .

[2]  Myung Hoon Sunwoo,et al.  A high-speed FFT processor for OFDM systems , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[4]  Alvin M. Despain,et al.  Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.