Thermal analysis of 3D integrated circuits based on discontinuous Galerkin finite element method

Even though vertical 3D integration offers increased device density, reduced signal delay, and design flexibility, heat and thermal concerns are, nevertheless, aggravated. In this context, accurate computation of temperature profile is required to establish thermal design rules governing the feasibility of integration options. Within this framework, a novel methodology based on discontinuous Galerkin finite element method for accurate thermal profile estimation of 3D integrated circuits is proposed. The method is utilized to simulate geometrically complicated physical structures with limited complexity overhead.

[1]  F. Mondon,et al.  Current trends in the electrical characterization of low-k dielectrics , 1999, CAS '99 Proceedings. 1999 International Semiconductor Conference (Cat. No.99TH8389).

[2]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[3]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Li Shang,et al.  ThermalScope: Multi-scale thermal analysis for nanometer-scale integrated circuits , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Lilia Krivodonova,et al.  Limiters for high-order discontinuous Galerkin methods , 2007, J. Comput. Phys..

[7]  David Atienza,et al.  Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[8]  Jason Cong,et al.  A thermal-driven floorplanning algorithm for 3D ICs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Kia Bazargan,et al.  Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.

[10]  K.C. Saraswat,et al.  Thermal analysis of heterogeneous 3D ICs with various integration scenarios , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[11]  Ali M. Niknejad,et al.  Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Charlie Chung-Ping Chen,et al.  3D thermal-ADI: an efficient chip-level transient thermal simulator , 2003, ISPD '03.

[13]  Charlie Chung-Ping Chen,et al.  3-D Thermal-ADI: a linear-time chip level transient thermal simulator , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Pinaki Mazumder,et al.  Fast thermal analysis for VLSI circuits via semi-analytical Green's function in multi-layer materials , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[16]  R. Mahajan,et al.  Density factor approach to representing impact of die power maps on thermal management , 2005, IEEE Transactions on Advanced Packaging.