Testability analysis of pipelined data paths

The problem of testability analysis for data-processing oriented architectures is considered. In particular, this paper concentrates on the analysis of pipelined architectures containing registers which act as data storage. A testability analyzer is proposed which accepts an RTL description of a complex device and automatically identifies the possible critical areas, i.e. those areas which seem the more difficult to test. The proposed testability analysis allows significant reduction of the area overhead and the test cost required for such kind of devices.

[1]  Larry L. Kinney,et al.  C-Testability of Two-Dimensional Iterative Arrays , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Fabrizio Ferrandi,et al.  Cycles analysis for testability of WSI sequential architectures , 1994, Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI).

[3]  H. De Man,et al.  Modelling delay in symbolic test for data paths with partial scan , 1993, Proceedings ETC 93 Third European Test Conference.

[4]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[5]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[8]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[9]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[10]  Fabrizio Lombardi,et al.  On Functional Testing of Array Processors , 1988, IEEE Trans. Computers.

[11]  Robert C. Frye,et al.  Trends in silicon-on-silicon multichip modules , 1993, IEEE Design & Test of Computers.

[12]  Hugo De Man,et al.  Testability analysis in high level data path synthesis , 1993, J. Electron. Test..

[13]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[14]  Donatella Sciuto,et al.  ALADIN: a multilevel testability analyzer for VLSI system design , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[16]  Kenneth Steiglitz,et al.  Testability Conditions for Bilateral Arrays of Combinational Cells , 1986, IEEE Transactions on Computers.

[17]  S. Freeman.  Test generation for data-path logic: the F-path method , 1988 .

[18]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[19]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[20]  Melvin A. Breuer,et al.  Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.

[21]  Peter R. Cappello,et al.  Easily Testable Iterative Logic Arrays , 1990, IEEE Trans. Computers.