A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC

A GaAs IC that performs clock recovery and data retiming functions in 2.5-Gb/s fiber-optic communication systems is presented. Rather than using surface acoustic wave (SAW) filter technology, the IC employs a frequency- and phase-lock loop (FPLL) to recover a stable clock from pseudo-random non-return-to-zero (NRZ) data. The IC is mounted on a 1-in*1-in ceramic substrate along with a companion Si bipolar chip that contains a loop filter and acquisition circuitry. At the synchronous optical network (SONET) OC-48 rate of 2.488 Gb/s, the circuit meets requirements for jitter tolerance, jitter transfer, and jitter generation. The data input ambiguity is 25 mV while the recovered clock has less than 2 degrees rms edge jitter. The circuit functions up to 4 Gb/s with a 40-mV input ambiguity and 2 degrees RMS clock jitter. Total current consumption from a single 5.2-V supply is 250 mA. >

[1]  Patrick R. Trischitta,et al.  The Jitter Tolerance of Fiber Optic Regenerators , 1987, IEEE Trans. Commun..

[2]  Joe C. Campbell,et al.  An 8-Gb/s optical receiver using an InGaAs avalanche photodiode and a GaAs preamplifier , 1987 .

[3]  Donald Richman,et al.  Color-Carrier Reference Phase Synchronization Accuracy in NTSC Color Television , 1954, Proceedings of the IRE.

[4]  Barrie Gilbert.  A DC-500MHz amplifier/multiplier principle , 1968 .

[5]  P.G. Flahive,et al.  A monolithic multigigabit/second DCFL GaAs decision circuit , 1984, IEEE Electron Device Letters.

[6]  P. O'Connor,et al.  A 2.5 Gbit/s GaAs clock and data regenerator IC , 1990, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC).

[7]  K. Runge,et al.  Delay-and-multiply timing recovery circuit for lightwave transmission systems using NRZ format , 1985 .

[8]  Robert J. Trew,et al.  A Novel GaAs FET Oscillator with Low Phase Noise , 1985, 1985 IEEE MTT-S International Microwave Symposium Digest.

[9]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[10]  R. Reimann,et al.  A 4Gb/s limiting amplifier for optical-fiber receivers , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  David G. Messerschmitt.  Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery , 1979, IEEE Trans. Commun..

[12]  M. Ida,et al.  A 4 Gbits/s GaAs 16:1 multiplexer/1:16 demultiplexer LSI chip , 1989 .

[13]  A. Ziel,et al.  Oscillator with odd- symmetrical characteristics eliminates low-frequency noise sidebands , 1984 .

[14]  G. Riha,et al.  Rayleigh-Mode Saw-Filters on Quartz for Timing Recovery at Frequencies Above 1 GHz , 1986, IEEE 1986 Ultrasonics Symposium.

[15]  W.G. Garrett,et al.  A 50 MHz phase- and frequency-locked loop , 1979, IEEE Journal of Solid-State Circuits.