VLSI-Intensive Graphics Systems

This paper reviews some experimental and commercial graphics systems that intensively use VLSI (Very Large Scale Integration) technology. Described in some detail is the current state of one of these systems, our own system, Pixel-planes. The system renders about 30,000 full-screen, smooth-shaded, Z-buffered polygons per second, about 13,000 Z-buffered interpenetrating spheres per second.

[1]  Mary C. Whitton,et al.  Memory Design for Raster Graphics Displays , 1984, IEEE Computer Graphics and Applications.

[2]  Forest Baskett,et al.  High-performance raster graphics for microcomputer systems , 1980, SIGGRAPH '80.

[3]  Alan W. Paeth,et al.  DEVELOPING PIXEL-PLANES, A SMART MEMORY-BASED RASTER GRAPHICS SYSTEM. , 1982 .

[4]  Stefan G. Demetrescu.  A VLSI based real-time hidden surface elimination display system , 1980 .

[5]  James H. Clark,et al.  The Geometry Engine , 1982, SIGGRAPH.

[6]  Andrew S. Glassner,et al.  Hardware Enhancements for Raster Graphics , 1985 .

[7]  Schachter,et al.  Computer Image Generation for Flight Simulation , 1981, IEEE Computer Graphics and Applications.

[8]  Henry Fuchs,et al.  Quadratic Surface Rendering on a Logic-Enhanced Frame-Buffer Memory , 1986, IEEE Computer Graphics and Applications.

[9]  Henry Fuchs,et al.  Fast constructive-solid geometry display in the pixel-powers graphics system , 1986, SIGGRAPH.

[10]  Henry Fuchs,et al.  Distributing a visible surface algorithm over multiple processors , 1977, ACM '77.

[11]  Frederick P. Brooks,et al.  Fast spheres, shadows, textures, transparencies, and imgage enhancements in pixel-planes , 1985, Advances in Computer Graphics.

[12]  Tsuneo Ikedo,et al.  High-Speed Techniques for a 3-D Color Graphics Terminal , 1984, IEEE Computer Graphics and Applications.

[13]  Nader Gharachorloo,et al.  Super buffer: a systolic vlsi graphics engine for real time raster image generation (graphics) , 1985 .

[14]  Frederic I. Parke,et al.  Simulation and expected performance analysis of multiple processor Z-buffer systems , 1980, SIGGRAPH '80.

[15]  Daniel S. Whelan.  A rectangular area filling display system architecture , 1982, SIGGRAPH.

[16]  Ivan E. Sutherland,et al.  A VLSI architecture for updating raster-scan displays , 1981, SIGGRAPH '81.

[17]  James H. Clark,et al.  Special Feature A VLSI Geometry Processor For Graphics , 1980, Computer.

[18]  Ivan E. Sutherland,et al.  The Ultimate Display , 1965 .

[19]  Richard Weinberg,et al.  Parallel processing image synthesis and anti-aliasing , 1981, SIGGRAPH '81.

[20]  Gary S. Watkins,et al.  A real time visible surface algorithm , 1970 .

[21]  Larry J. Thayer,et al.  A fast shaded-polygon renderer , 1986, SIGGRAPH.

[22]  Ivan E. Sutherland,et al.  Reentrant polygon clipping , 1974, Commun. ACM.

[23]  Ivan E. Sutherland,et al.  A clipping divider , 1899, AFIPS '68 (Fall, part I).

[24]  Ivan E. Sutherland,et al.  The 8 by 8 display , 1983, TOGS.

[25]  Henry Fuchs,et al.  VLSI-Architectures for Computer Graphics , 1986, Advances in Computer Graphics.

[26]  Alan Kay,et al.  Microelectronics and the Personal Computer , 1977 .

[27]  Karl M. Guttag,et al.  Requirements for a VLSI Graphics Processor , 1986, IEEE Computer Graphics and Applications.

[28]  Ivan E. Sutherland,et al.  On the design of display processors , 1968, Commun. ACM.