Low power error resilient encoding for on-chip data buses
暂无分享,去创建一个
[1] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[2] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[3] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[4] Naresh R. Shanbhag,et al. Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[5] Kenneth L. Shepard,et al. Noise in deep submicron digital design , 1996, Proceedings of International Conference on Computer Aided Design.
[6] John F. Wakerly,et al. Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.
[7] K. L. Shepard,et al. Noise in deep submicron digital design , 1996, ICCAD 1996.
[8] George Varghese,et al. Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[9] Cecilia Metra,et al. Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[10] Ken Mai,et al. The future of wires , 2001, Proc. IEEE.
[11] C. Svensson. Optimum voltage swing on on-chip and off-chip interconnects , 2000, Proceedings of the 26th European Solid-State Circuits Conference.
[12] Joydeep Mitra,et al. Coupling noise analysis for VLSI and ULSI circuits , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).
[13] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.
[14] Cecilia Metra,et al. Optimization of error detecting codes for the detection of crosstalk originated errors , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[15] Lorena Anghel,et al. Cost reduction and evaluation of temporary faults detecting technique , 2000, DATE '00.
[16] Kwang-Ting Cheng,et al. Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Michele Zorzi. Some results on error control for burst-error channels under delay constraints , 2001, IEEE Trans. Veh. Technol..