Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits

Soft errors in logic circuits are a significant problem in LSIs. We need to consider two phenomena in logic circuits, single-event-upsets (SEUs) which are soft errors in sequential elements, and single-event-transients (SETs) which are soft errors in combinational logic. In this study, we have proposed a robust flip-flop circuit for protecting against SET and SEU problems. This flip-flop mitigates SETs by a low pass filter using a C-element with a delay element. The flip-flop also mitigates SEUs by a multi node latch technique. SEU mitigation efficiencies of the flip-flop are estimated by accelerated alpha particle and neutron experiments. SET mitigation efficiencies of the flip-flop are estimated by simulation. The flip-flop can protect against 99.8% of SEU and 85% of SET with low penalties.

[1]  J. Canaris,et al.  SEU hardened memory cells for a CCSDS Reed-Solomon encoder , 1991 .

[2]  J. Ziegler,et al.  Effect of Cosmic Rays on Computer Memories , 1979, Science.

[3]  M. Igeta,et al.  Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  B.L. Bhuva,et al.  RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.

[5]  S. Whitaker,et al.  Low power SEU immune CMOS memory circuits , 1992 .

[6]  Yoshiharu Tosaka,et al.  Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuits , 1998 .

[7]  Taiki Uemura,et al.  Neutron-Induced Soft-Error Simulation Technology for Logic Circuits , 2006 .

[8]  N. Seifert,et al.  Robust system design with built-in soft-error resilience , 2005, Computer.

[9]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[10]  Jr. Leonard R. Rockett.  An SEU-hardened CMOS data latch design , 1988 .

[11]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[12]  S. Matsuda,et al.  Hardness-by-design approach for 0.15 /spl mu/m fully depleted CMOS/SOI digital logic devices with enhanced SEU/SET immunity , 2005, IEEE Transactions on Nuclear Science.

[13]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Taiki Uemura,et al.  Soft Error Hardened Latch and Its Estimation Method , 2008 .