论文信息 - A time-delay jitter-insensitive continuous-time bandpass ΔΣ modulator architecture.

A time-delay jitter-insensitive continuous-time bandpass ΔΣ modulator architecture.

In this paper, we present a new continuous-time bandpass delta-sigma ( ) modulator architecture with mixer inside the feedback loop. The proposed bandpass modulator is insensitive to time-delay jitter in the digital-to-analog conversion feedback pulse, unlike conventional continuous-time bandpass modulators. The sampling frequency of the proposed modulator can be less than the center frequency of the input narrow-band signal.

Un-Ku Moon | Eric Naviasky | Anurag Pulincherry | Michael Hufford

[1] Hassan Aboushady,et al. Jitter Effects in Continuous-Time Sigma-Delta Modulators with Delayed Return-to-Zero Feedback , 1998 .

[2] Weinan Gao,et al. A 950MHz Second-order Integrated LC Bandpass /spl alpha/spl sigma/ Modulator , 1997, Symposium 1997 on VLSI Circuits.

[3] Katsuhiko Ogata,et al. Discrete-time control systems , 1987 .

[4] A. Sedra,et al. Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[5] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[6] J. Lloyd,et al. A flexible 10-300 MHz receiver IC employing a bandpass sigma-delta ADC , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[7] H. Tao,et al. Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .