论文信息 - Low-voltage multi-level flash memory: determination of minimum spacing between multi-levels [CMOS]

Low-voltage multi-level flash memory: determination of minimum spacing between multi-levels [CMOS]

This paper reports that cell reliability issues (e.g. V/sub T/ spread, program disturb, read disturb, subthreshold leakage current, and charge retention), read scheme, and cell structures are the factors for minimizing V/sub T/ spacing for multi-level storage in flash memory. A 2T cell structure is proposed for wider V/sub T/ window, high speed read, and smaller V/sub T/ spacing in order to store more V/sub T/ levels than 1T cell.

Min-Hwa Chi | Albert Bergemont

[1] C. Hu,et al. Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[2] Hosam Haggag,et al. NOR virtual ground (NVG)-a new scaling concept for very high density flash EEPROM and its implementation in a 0.5 um process , 1993, Proceedings of IEEE International Electron Devices Meeting.

[3] Masamitsu Oshikiri,et al. A self-convergence erasing scheme for a simple stacked gate flash EEPROM , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[4] Y. Nissan-Cohen,et al. A novel floating-gate method for measurement of ultra-low hole and electron gate currents in MOS transistors , 1986, IEEE Electron Device Letters.

[5] Min-Hwa Chi,et al. Multi-level flash/EPROM memories: new self-convergent programming methods for low-voltage applications , 1995, Proceedings of International Electron Devices Meeting.