CMOS current-mode multivalued PLAs

A programmable logic array (PLA) structure for implementation of multivalued combinational and sequential systems is proposed. The PLA is integrable by using a conventional CMOS process and makes a NOR/TSUM two-level implementation of multivalued functions, which can consume less silicon area than an equivalent binary implementation. Pseudo-nMOS and dynamic CMOS implementations for the proposed PLA are also presented, using current-mode inputs and outputs. Since these PLAs operate with several current levels, a significant saving in silicon area can be obtained in comparison with binary PLAs. A four-valued PLA prototype was manufactured using an ordinary CMOS process. Experimental data for this prototype show that the chip operates correctly without significant deterioration in the current levels.

[1]  Alberto Prieto,et al.  C.M.O.S. circuit for implementation of unary operators in ternary logic , 1980 .

[2]  James R. Armstrong,et al.  Representation of Multivalued Functions Using the Direct Cover Method , 1981, IEEE Transactions on Computers.

[3]  K. W. Current,et al.  CMOS current comparator circuit , 1983 .

[4]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[5]  D.A. Rich,et al.  A four-state ROM using multilevel process technology , 1984, IEEE Journal of Solid-State Circuits.

[6]  José L. Huertas,et al.  Synthesis of 3-valued unary operators in CMOS integrated technology , 1984 .

[7]  B. Donoghue,et al.  A 256K HCMOS ROM using a four-state cell approach , 1985, IEEE Journal of Solid-State Circuits.

[8]  Philipp W. Besslich,et al.  Heuristic Minimization of MVL Functions: A Direct Cover Approach , 1986, IEEE Transactions on Computers.

[9]  Gw Dueck,et al.  A direct cover MVL minimization using the truncated sum , 1987 .

[10]  S.L. Hurst,et al.  Two decades of multiple-valued logic-an invited tutorial , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[11]  M. Kameyama,et al.  Design of highly parallel residue arithmetic circuits based on multiple-valued bidirectional current-mode MOS technology , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[12]  Jon T. Butler,et al.  Analysis of minimization algorithms for multiple-valued programmable logic arrays , 1988 .

[13]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[14]  A. Lloris,et al.  The design of decoders for Q-valued logic circuits , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[15]  Michitaka Kameyama,et al.  Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic , 1989 .

[16]  Tsutomu Sasao.  On the Optimal Design of Multiple-Valued PLA's , 1989, IEEE Trans. Computers.

[17]  Alberto Prieto,et al.  Some improvements in the implementation of multithreshold and multivalued I2.L circuits , 1989 .