论文信息 - A Self-Calibrate All-Digital 3Gbps SATA Driver Design

A Self-Calibrate All-Digital 3Gbps SATA Driver Design

This paper presents an all digital low voltage differential signal (LVDS) driver for serial-ATA (SATA-II) with simultaneous switching noise (SSN) reduction capability. An auto calibration mechanism is included to deal with the process and environmental variation. The chip is implemented using TSMC 0.18-mum 1P6M CMOS technology. The core area is 350times350 mum2. The transmitter operates at 3 Gbps under a 1.8V power supply and consumes 11mW of power

Hung-Wen Lu | Chau-Chin Su | Hsin-Wen Wang

[1] Behzad Razavi. Prospects of CMOS technology for high-speed optical communication circuits , 2001 .

[2] B. Razavi,et al. Prospects of CMOS technology for high-speed optical communication circuits , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[3] I. Novak. Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination , 1999 .

[4] M. Horowitz,et al. Circuits and techniques for high-resolution measurement of on-chip power supply noise , 2004, IEEE Journal of Solid-State Circuits.