Energy efficient design of direct coupled pass transistor based pulse triggered flip-flop

This paper presents a high performance, energy efficient implicit pulsed triggered flip flop based on direct coupled pass transistor (DCPT) approach. This approach directly couple input D to output Q of the flip flop to alleviate the worst case delay. It reduces input to output travelled path hence reduces D-to-Q delay and power consumption. It also includes an extra NMOS for latch designing to reduce the crossbar current. The simulation results presented are obtained by using SAED90nm CMOS technology with supply voltage 1V at 25°C temperature. It operates at 500MHz of clock frequency. By this technique it improves D-to-Q delay by 2% and power-delay-product by 22% for the proposed implicit pulsed flip flop.

[1]  Marco Lanuzza,et al.  Improving speed and power characteristics of pulse-triggered flip-flops , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

[2]  Martin Margala,et al.  Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath , 2009, 2009 22nd International Conference on VLSI Design.

[3]  Zhongfeng Wang,et al.  Design of Sequential Elements for Low Power Clocking System , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Jin-Fa Lin.  Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Kaushik Roy,et al.  Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Massimo Alioto,et al.  Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Yin-Tsung Hwang,et al.  Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I—Methodology and Design Strategies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.