Schedulers as model-based design elements in programmable heterogeneous multiprocessors

As System On a Chip (SoC) designs become more like Programmable Heterogeneous Multiprocessors (PHMs), the highest levels of design will place emphasis on the custom design of elements that were traditionally associated with systems in the large. We motivate how schedulers that make dynamic, data-dependent decisions at run-time will be key design elements in PHM SoCs. Starting from a fundamental model, the role schedulers play in PHMs is developed. Model-based scheduling is introduced as an approach to designing schedulers that optimize a PHMs performance. Due to the complexity of the PHM design space, convergence on optimal design requires high-level modeling and simulation. In model-based scheduling, high-level models of scheduling decisions result in actual design elements that appear in real systems. Experiments for a simple two-processor PHM that does a mix of image and text compression are included. Results show the effectiveness of model-based scheduling.

[1]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[2]  Rolf Ernst,et al.  Event model interfaces for heterogeneous system analysis , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Andrew S. Cassidy,et al.  Layered, multi-threaded, high-level performance design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Ahmed Amine Jerraya,et al.  Automatic generation of embedded memory wrapper for multiprocessor SoC , 2002, DAC '02.

[5]  Frank Vahid,et al.  Codesign-extended applications , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[6]  Rajesh Gupta,et al.  Are single-chip multiprocessors in reach? , 2001 .

[7]  David B. Skillicorn,et al.  Models and languages for parallel computation , 1998, CSUR.

[8]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .