Schedulers as model-based design elements in programmable heterogeneous multiprocessors
暂无分享,去创建一个
Donald E. Thomas | JoAnn M. Paul | Jeffrey E. Nelson | Joshua J. Pieper | Alex Bobrek | J. E. Nelson | J. M. Paul | A. Bobrek | D. E. Thomas
[1] Eby G. Friedman,et al. System Timing , 2000, The VLSI Handbook.
[2] Rolf Ernst,et al. Event model interfaces for heterogeneous system analysis , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[3] Andrew S. Cassidy,et al. Layered, multi-threaded, high-level performance design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[4] Ahmed Amine Jerraya,et al. Automatic generation of embedded memory wrapper for multiprocessor SoC , 2002, DAC '02.
[5] Frank Vahid,et al. Codesign-extended applications , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).
[6] Rajesh Gupta,et al. Are single-chip multiprocessors in reach? , 2001 .
[7] David B. Skillicorn,et al. Models and languages for parallel computation , 1998, CSUR.
[8] Lynn Conway,et al. Introduction to VLSI systems , 1978 .