Instruction Cache Replacement Policies and Organizations

Instruction cache replacement policies and organizations are analyzed both theoretically and experimentally. Theoretical analyses are based on a new model for cache references —the loop model. First the loop model is used to study replacement policies and cache organizations. It is concluded theoretically that random replacement is better than LRU and FIFO, and that under certain circumstances, a direct-mapped or set-associative cache may perform better than a full-associative cache organization. Experimental results using instruction trace data are then given and analyzed. The experimental results indicate that the loop model provides a good explanation for observed cache performance.

[1]  Tom Kilburn,et al.  One-Level Storage System , 1962, IRE Trans. Electron. Comput..

[2]  Laszlo A. Belady,et al.  A Study of Replacement Algorithms for Virtual-Storage Computer , 1966, IBM Syst. J..

[3]  Gururaj S. Rao,et al.  Performance Analysis of Cache Memories , 1978, JACM.

[4]  MAKOTO KOBAYASHI Dynamic Profile of Instruction Sequences for the IBM System/370 , 1983, IEEE Transactions on Computers.

[5]  Gordon Bell,et al.  An Investigation of Alternative Cache Organizations , 1974, IEEE Transactions on Computers.

[6]  D. J. Howarth,et al.  Paging studies made on the I.C.T. Atlas , 1968, IFIP Congress.