Capacitive coupling and quantized feedback applied to conventional CMOS technology

An on-chip capacitor is formed under the bond pad to block the DC level of input signals. Capacitively coupled signals suffer the "zero wander" effect which causes the local DC level on the second plate of the capacitor to be dependent on the bit activity rate. A quantized feedback technique using a self-triggered decision circuit is used to reestablish local DC voltage levels in the receiver and eliminates the "zero wander" effect. The input signals can be detected over a large common mode range independent of the bit activity rate and over a large frequency range. Silicon area and power dissipation are reduced since encoding and decoding of the bit stream is not required. The circuit has been implemented in silicon using a conventional digital 0.5 /spl mu/m CMOS technology. This receiver can detect a 2/sup 31/-1 pseudorandom pattern at 800 Mb/s with no errors and can operate down to a data rate of 2 kHz.

[1]  P. Franzon,et al.  Application of capacitive coupling to switch fabrics , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[2]  T. J. Gabara,et al.  Digital transistor sizing techniques applied to 100K ECL CMOS output buffers , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[3]  T. Knight,et al.  Capacitive coupling solves the known good die problem , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[4]  T. Gabara,et al.  Capacitive coupling and quantized feedback applied to conventional CMOS technology , 1996, Proceedings of Custom Integrated Circuits Conference.

[5]  Chung-Yu Wu,et al.  Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Louis Thomas Manzione,et al.  Plastic Packaging of Microelectronic Devices , 1990 .