An enhanced approach to reduce test application time through limited shift operations in scan chains

Scan Chains in Design For Testability gained more prominence due to the increase in the complexity of the modern circuits. As the test time increases along with the number of memory elements in the circuit, new and improved methods are needed. Even though scan chains implementation effectively increases observability and controllability, a big portion of the time is wasted while shifting in and shifting out the test patterns through the scan chain. The proposed algorithm improves the test application time by using limited scan operations where the number of shifts is less than the actual length of the scan chain. Contrary to classic methods that do not provide any feedback to the test generator our algorithm uses an iterative procedure to generate suitable test vectors. The proposed algorithm uses modified shift procedures by searching for hard to detect faults and then rearranging test patterns and changing the shift procedures to achieve fault coverage in reduced number of clock cycles.

[1]  Irith Pomeranz,et al.  Reducing test application time for full scan circuits by the addition of transfer sequences , 2000, Proceedings of the Ninth Asian Test Symposium.

[2]  Irith Pomeranz,et al.  On reducing test application time for scan circuits using limited scan operations and transfer sequences , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[4]  Dhiraj K. Pradhan,et al.  A design for testability scheme to reduce test application time in full scan , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[5]  Irith Pomeranz,et al.  Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Michael H. Schulz,et al.  A test-pattern-generation algorithm for sequential circuits , 1991, IEEE Design & Test of Computers.

[7]  Chen-Shang Lin,et al.  Test time reduction in scan designed circuits , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[8]  Ralph Marlett,et al.  Selectable Length Partial Scan: A Method to Reduce Vector Length , 1991, 1991, Proceedings. International Test Conference.

[9]  Jhing-Fa Wang,et al.  Overall consideration of scan design and test generation , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[10]  Kewal K. Saluja,et al.  Test application time reduction for sequential circuits with scan , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Kozo Kinoshita,et al.  Reduced scan shift: a new testing method for sequential circuits , 1994, Proceedings., International Test Conference.

[13]  Jau-Shien Chang,et al.  Test set compaction for combinational circuits , 1992, Proceedings First Asian Test Symposium (ATS `92).

[14]  Chauchin Su,et al.  A serial scan test vector compression methodology , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  Irith Pomeranz,et al.  Static test compaction for scan-based designs to reduce test application time , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).