Implementation of a volume rendering on coarse-grained reconfigurable multiprocessor

In this paper, we present reconfigurable multiprocessor architecture for volume rendering. The multiprocessor consists of sixteen reconfigurable processors to exploit data parallelism of the volume rendering. Each processor has VLIW core and reconfigurable coarse-grained array specialized for control and data-intensive part of the program, respectively. The coarse-grained array can be configured dynamically, so that it can efficiently process different kernels of the volume rendering. The multiprocessor is implemented using verilog HDL and realized onto a commercial FPGA-based prototyping system. The experimental result shows that the presented multiprocessor has comparable performance to high-end desktop GPUs.

[1]  Markus Hadwiger,et al.  Real-time volume graphics , 2006, SIGGRAPH '04.

[2]  R. Yagel,et al.  A survey of architectures for volume rendering , 1990, IEEE Engineering in Medicine and Biology Magazine.

[3]  Klaus Mueller,et al.  A practical evaluation of popular volume rendering algorithms , 2000, VVS '00.

[4]  Ahmad Khonsari,et al.  Investigating Warp Size Impact in GPUs , 2012, ArXiv.

[5]  Young-Jun Kim,et al.  MRTP: Mobile Ray Tracing Processor With Reconfigurable Stream Multi-Processors for High Datapath Utilization , 2012, IEEE Journal of Solid-State Circuits.

[6]  Seonggun Kim,et al.  Accelerating loops for coarse grained reconfigurable architectures using instruction extensions , 2011, RACS.

[7]  Scott A. Mahlke,et al.  Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures , 2009, LCTES '09.

[8]  Ahmet T. Erdogan,et al.  Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[9]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[10]  Ik-Jae Chun,et al.  A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications , 2009 .

[11]  Tei-Wei Kuo,et al.  Proceedings of the 2011 ACM Symposium on Research in Applied Computation , 2011 .

[12]  Günter Knittel,et al.  The ULTRAVIS system , 2000, VVS.

[13]  Kwan-Liu Ma,et al.  Multi-GPU volume rendering using MapReduce , 2010, HPDC '10.