IP cores design from specifications to production: Modeling, verification, optimization, and protection

This paper discusses the IP cores life cycle process from specification to product which includes four major steps: 1) IP Modeling, 2) IP verification, 3) IP optimization, 4) IP protection.

[1]  S. Weber,et al.  Partially reconfigurable entropy encoder for multi standards video adaptation , 2011, 2011 IEEE 15th International Symposium on Consumer Electronics (ISCE).

[2]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[3]  Nader I Rafla,et al.  A Study of Finite State Machine Coding Styles for Implementation in FPGAs , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[4]  Russell Tessier,et al.  Hardware-assisted code obfuscation for FPGA soft microprocessors , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Swarup Bhunia,et al.  Hardware protection and authentication through netlist level obfuscation , 2008, ICCAD 2008.

[6]  Martin Rozkovec,et al.  Relocation of reconfigurable modules on Xilinx FPGA , 2013, 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[7]  Jan Axelson.  The microcontroller idea book , 1994 .

[8]  Dan Clein,et al.  CMOS IC Layout: Concepts, Methodologies, and Tools , 1999 .

[9]  Larry Wall,et al.  Learning Perl , 1993 .

[10]  Yang Yang,et al.  Obstacle-avoiding rectilinear minimum-delay Steiner tree construction towards IP-block-based SOC design , 2005, Sixth international symposium on quality electronic design (isqed'05).

[11]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[12]  Stuart Sutherland,et al.  Systemverilog for Design: A Guide to Using Systemverilog for Hardware Design and Modeling , 2006 .

[13]  Alessandro Forin,et al.  gNOSIS: A Board-Level Debugging and Verification Tool , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[14]  Swarup Bhunia,et al.  HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Scott Hauck,et al.  Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation , 2007 .

[16]  Ujjwal Guin,et al.  Counterfeit Integrated Circuits: Detection and Avoidance , 2015 .

[17]  Leena Singh,et al.  Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout , 2004 .

[18]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[19]  Clyde F. Coombs,et al.  Printed Circuits Handbook , 2007 .

[20]  R. Dunkley.  Supporting a wide variety of communication protocols using partial dynamic reconfiguration , 2012, 2012 IEEE AUTOTESTCON Proceedings.

[21]  K. Bhuvaneswari,et al.  Dynamic Partial Reconfiguration in Low-Cost FPGAs , 2013 .

[22]  Sung Kyu Lim,et al.  Practical Problems in VLSI Physical Design Automation , 2008 .

[23]  Sinan Kalkan,et al.  Introduction to Programming Concepts with Case Studies in Python , 2012, Springer Vienna.

[24]  Luciano Lavagno,et al.  EDA for IC System Design, Verification, and Testing , 2006 .

[25]  Dhiraj K. Pradhan,et al.  Practical Design Verification , 2009 .

[26]  Masahiro Fujita,et al.  Verification Techniques for System-Level Design , 2007, The Morgan Kaufmann series in systems on silicon.

[27]  Wang Lie,et al.  Dynamic Partial Reconfiguration in FPGAs , 2009, 2009 Third International Symposium on Intelligent Information Technology Application.

[28]  Rohit Kulkarni.  Automated RTL generator , 2013 .

[29]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).