N-BYTE ERROR DETECTING AND CORRECTING CODE USING REED- SOLOMON AND CELLULAR AUTOMATA APPROACH
暂无分享,去创建一个
[1] Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[2] W. Wilhelm. A new scalable VLSI architecture for Reed-Solomon decoders , 1999 .
[3] Indrajit Chakrabarti,et al. An Improved Double Byte Error Correcting Code Using Cellular Automata , 2008, ACRI.
[4] J. H. Yuen,et al. A VLSI design of a pipeline Reed-Solomon decoder , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[5] Jongyoon Shin,et al. A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders , 2007, 2007 IEEE International Symposium on Circuits and Systems.