SI/PI degradation due to package-common-mode resonance caused by parasitic capacitance between package and PCB
暂无分享,去创建一个
Osami Wada | Takashi Hisakado | Tohlu Matsushima | Nobuo Hirayama | T. Hisakado | T. Matsushima | Nobuo Hirayama | O. Wada
[1] W. S. Song,et al. Power distribution techniques for VLSI circuits , 1986 .
[2] Yoshitaka Toyota,et al. A simple method for measuring the relative permittivity of printed circuit board materials , 2001 .
[3] Joungho Kim,et al. Power distribution networks for system-on-package: status and challenges , 2004, IEEE Transactions on Advanced Packaging.
[4] Madhavan Swaminathan,et al. Power Integrity Modeling and Design for Semiconductors and Systems , 2007 .
[5] Kyechong Kim,et al. Impact of Microwave Interference on Dynamic Operation and Power Dissipation of CMOS Inverters , 2007, IEEE Transactions on Electromagnetic Compatibility.
[6] Sorin Dobre,et al. Resonance-aware methodology for system level power distribution network co-design , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.
[7] Osami Wada,et al. Importance and Limitations of Modeling Parasitic Capacitance between Package and PCB for Power Bus Noise and Radiation , 2009, IEICE Trans. Commun..