A New Approach to Model the Effect of Topology on Testing Using Boundary Scan

In this paper, a new analytical approach is presented to study the effect of commonly used topologies on the energy consumption and delay of on chip network (NOC) testing using IEEE 1149.1 standard. Here, first we model the energy of each module in JTAG standard, and then using test access port (TAP) controller state diagram and test algorithm, the totoal energy based on each topology is calculated. In addition, the number of clocks is calculated and together with the propagation delay of basic gates, the test time is modelled and calculated. Using the results we can choose the least energy-consuming and fastet topology in terms of testing. The modelling is verified using FPGA implementation.

[1]  Andrew B. Kahng,et al.  ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Karam S. Chatha,et al.  A power and performance model for network-on-chip architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  E.J. Marinissen,et al.  Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Chia Yee Ooi,et al.  Built-in Self Test Power and Test Time Analysis in On-chip Networks , 2015, Circuits Syst. Signal Process..

[5]  Arnab Banerjee,et al.  A Power and Energy Exploration of Network-on-Chip Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[6]  Luigi Carro,et al.  Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Dara Rahmati,et al.  Effect of number of faults on NoC power and performance , 2007, 2007 International Conference on Parallel and Distributed Systems.

[8]  Partha Pratim Pande,et al.  Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  M. N. Marsono,et al.  Multi-TAP architecture for IP core testing and debugging on network-on-chip , 2011, TENCON 2011 - 2011 IEEE Region 10 Conference.

[10]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[11]  M.H. Ghadiry,et al.  New approach to calculate energy on NoC , 2008, 2008 International Conference on Computer and Communication Engineering.

[12]  Qiang Xu,et al.  Re-Examining the Use of Network-on-Chip as Test Access Mechanism , 2008, 2008 Design, Automation and Test in Europe.

[13]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[14]  Partha Pratim Pande,et al.  On-line fault detection and location for NoC interconnects , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[15]  Sudhakar Yalamanchili,et al.  Power constrained design of multiprocessor interconnection networks , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[16]  Mehrdad Nourani,et al.  Extending JTAG for testing signal integrity in SoCs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[17]  Chia Yee Ooi,et al.  A Semi-Analytical Approach to Study the Energy Consumption of On-Chip Networks Testing , 2013, J. Low Power Electron..

[18]  Luca Benini,et al.  Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.

[19]  Ahmad Khademzadeh,et al.  An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip , 2010, Microelectron. J..

[20]  Luca Benini,et al.  Area and Power Modeling for Networks-on-Chip with Layout Awareness , 2007, VLSI Design.