Identification of faulty processing elements by space-time compression of test responses

A novel approach to the identification of a faulty processing element, based on an analysis of the compressed response of the system, is proposed. The test response is compressed first in space and then in time, and a faulty processing element is identified by a hard-decision decoding of the corresponding space-time signature. The overhead analysis and the solution for the hardware minimization problem are presented for several important classes of systems. The proposed method results in considerable hardware savings.<<ETX>>

[1]  Kewal K. Saluja,et al.  SIGNATURE TECHNIQUES IN FAULT DETECTION AND LOCATION , 1985 .

[2]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[3]  Prawat Nagvajara,et al.  Board-level diagnosis by signature analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  Mark G. Karpovsky,et al.  Design of self-diagnostic boards by signature analysis , 1989 .

[5]  André Ivanov,et al.  An analysis of the probabilistic behavior of linear feedback signature registers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  J. Mucha,et al.  Built-In Test for Complex Digital Integrated Circuits , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[7]  Mark G. Karpovsky.  An Approach for Error Detection and Error Correction in Distributed Systems Computing Numerical Functions , 1981, IEEE Transactions on Computers.

[8]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[9]  Jacob Savir,et al.  Identification of failing tests with cycling registers , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[10]  Wilfried Daehn,et al.  Bounds and analysis of aliasing errors in linear feedback shift registers , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Dhiraj K. Pradhan,et al.  Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.

[12]  James E. Smith,et al.  Measures of the Effectiveness of Fault Signature Analysis , 1980, IEEE Transactions on Computers.

[13]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.