Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot

The communication architecture of the DIMMnet-1 network interface based on MEMOnet is described. MEMOnet is a class of a network interface plugged into a memory slot. This paper proposes three message transfer mechanisms named atomic on-the-fly sending (AOTF), block on-the-fly sending (BOTF) and OTF receiving with selective address translation. The DIMMnet-1 prototype will have an ASIC named Martini, two banks of PC133 based SO-DIMM slots and an 8 Gbps full duplex optical link. The software overhead incurred to generate a message is only 1 CPU cycle and the estimated hardware delay is 105 ns using AOTF. The estimated hardware delay for receiving to on chip memory using OTF receiver is 90 ns. The estimated achievable sending bandwidth of DIMMnet-1 using BOTF is 984 MB/s which was observed in our experiments. This bandwidth is 7.4 times higher than the maximum bandwidth of PCI. This high performance is available even when simultaneous sending and receiving are executed on a cheap personal computer with DIMM slots. This paper also discribes the effects of BOTF for a PCI-based NIC.

[1]  Marco Fillo,et al.  Architecture and implementation of MEMORY CHANNEL 2 , 1997 .

[2]  H. Amano,et al.  RHINET: a network for high performance parallel computing using locally distributed computers , 1999, Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650).

[3]  Yutaka Ishikawa,et al.  Rwcp Pc Cluster Programming Environment { Extended Abstract { , 1999 .

[4]  Mitsuhisa Sato,et al.  PM: An Operating System Coordinated High Performance Communication Library , 1997, HPCN Europe.

[5]  Noboru Tanabe,et al.  MEMOnet: network interface plugged into a memory slot , 2000, Proceedings IEEE International Conference on Cluster Computing. CLUSTER 2000.

[6]  Kourosh Gharachorloo,et al.  Shasta: a low overhead, software-only approach for supporting fine-grain shared memory , 1996, ASPLOS VII.

[7]  Noboru Tanabe,et al.  Base-m n-cube: High Performance Interconnection Networks for Highly Parallel Computer PRODIGY , 1991, ICPP.

[8]  Hiroshi Harada,et al.  The design and evaluation of high performance communication using a Gigabit Ethernet , 1999, ICS '99.

[9]  Ronald Minnich,et al.  The memory integrated network interface , 1994, Symposium Record Hot Interconnects II.

[10]  T. Yoshikawa,et al.  Optical interconnections for parallel and distributed computing , 2000, Proceedings of the IEEE.

[11]  S. Nishimura,et al.  High-speed network switch RHiNET-2 / SW and its implementation with optical interconnections , 2000 .