Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot
暂无分享,去创建一个
Hideharu Amano | Noboru Tanabe | Hiroaki Nishi | Tomohiro Kudoh | Junji Yamamoto | Hironori Nakajo | Yoshihiro Hamada
[1] Marco Fillo,et al. Architecture and implementation of MEMORY CHANNEL 2 , 1997 .
[2] H. Amano,et al. RHINET: a network for high performance parallel computing using locally distributed computers , 1999, Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650).
[3] Yutaka Ishikawa,et al. Rwcp Pc Cluster Programming Environment { Extended Abstract { , 1999 .
[4] Mitsuhisa Sato,et al. PM: An Operating System Coordinated High Performance Communication Library , 1997, HPCN Europe.
[5] Noboru Tanabe,et al. MEMOnet: network interface plugged into a memory slot , 2000, Proceedings IEEE International Conference on Cluster Computing. CLUSTER 2000.
[6] Kourosh Gharachorloo,et al. Shasta: a low overhead, software-only approach for supporting fine-grain shared memory , 1996, ASPLOS VII.
[7] Noboru Tanabe,et al. Base-m n-cube: High Performance Interconnection Networks for Highly Parallel Computer PRODIGY , 1991, ICPP.
[8] Hiroshi Harada,et al. The design and evaluation of high performance communication using a Gigabit Ethernet , 1999, ICS '99.
[9] Ronald Minnich,et al. The memory integrated network interface , 1994, Symposium Record Hot Interconnects II.
[10] T. Yoshikawa,et al. Optical interconnections for parallel and distributed computing , 2000, Proceedings of the IEEE.
[11] S. Nishimura,et al. High-speed network switch RHiNET-2 / SW and its implementation with optical interconnections , 2000 .