An Efficient Simulation CAD Tool For Interconnect Distribution Functions
暂无分享,去创建一个
[1] Diego Mateo,et al. Modeling and evaluation of substrate noise induced by interconnects , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[2] Jason Cong,et al. Wire width planning for interconnect performance optimization , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Yungseon Eo,et al. S-parameter-measurement-based high-speed signal transient characterization of VLSI interconnects on SiO/sub 2/-Si substrate , 2000 .
[4] Chandramouli V. Kashyap,et al. RC delay metrics for performance optimization , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Xavier Aragones,et al. Modelling and evaluation of substrate noise induced by interconnects , 2003 .
[6] Ahmad Atghiaee,et al. Interconnect-Induced Effects on High-Speed Submicron ADC and Clocking Scheme , 2007 .
[8] Jason Cong,et al. Interconnect performance estimation models for design planning , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] David Blaauw,et al. Variational delay metrics for interconnect timing analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..
[10] N. Masoumi,et al. Crosstalk and delay optimization techniques for nano scale interconnects , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.