An Efficient Simulation CAD Tool For Interconnect Distribution Functions

In this paper a new simulation technique is proposed for interconnect structures. It is possible in this technique to take into account the impact of interconnects in early stages of high level design with no need of layout information. For any given digital or mixed mode circuit in the above mentioned technique, one first determines a pre-defined interconnect model with high accuracy and flexibility, then by executing a new and low cost home-made CAD tool, interconnects model is located between any two cells. The output of this technique would be time or frequency domain curves for power, delay and cross talk noise for any given point of the circuit. This technique also gives some other useful information about interconnect density function (IDF) such as total number of interconnects, total, minimum and maximum interconnects lengths with no knowledge about the layout in the first steps in design flow. Simulation results demonstrate the accuracy and efficiency of our developed CAD Tool.

[1]  Diego Mateo,et al.  Modeling and evaluation of substrate noise induced by interconnects , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Jason Cong,et al.  Wire width planning for interconnect performance optimization , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Yungseon Eo,et al.  S-parameter-measurement-based high-speed signal transient characterization of VLSI interconnects on SiO/sub 2/-Si substrate , 2000 .

[4]  Chandramouli V. Kashyap,et al.  RC delay metrics for performance optimization , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Xavier Aragones,et al.  Modelling and evaluation of substrate noise induced by interconnects , 2003 .

[6]  Ahmad Atghiaee,et al.  Interconnect-Induced Effects on High-Speed Submicron ADC and Clocking Scheme , 2007 .

[8]  Jason Cong,et al.  Interconnect performance estimation models for design planning , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  David Blaauw,et al.  Variational delay metrics for interconnect timing analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  N. Masoumi,et al.  Crosstalk and delay optimization techniques for nano scale interconnects , 2007, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era.