Run-time reconfigurable instruments for advanced board-level testing
暂无分享,去创建一个
[1] Marco D. Santambrogio,et al. A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[2] Joshua Ferry,et al. A strategy for board level in-system programmable built-in assisted test and built-in self test , 2005, IEEE International Conference on Test, 2005..
[3] Sergei Devadze,et al. Virtual reconfigurable scan-chains on FPGAs for optimized board test , 2015, 2015 16th Latin-American Test Symposium (LATS).
[4] Jim Tørresen,et al. Obstacle-free two-dimensional online-routing for run-time reconfigurable FPGA-based systems , 2010, 2010 International Conference on Field-Programmable Technology.
[5] Alfred L. Crouch,et al. Board assisted-BIST: Long and short term solutions for testpoint erosion — Reaching into the DFx toolbox , 2012, 2012 IEEE International Test Conference.
[6] Sergei Devadze,et al. Run-time reconfigurable instruments for advanced board-level testing , 2016 .
[7] Joshua Ferry. FPGA-based universal embedded digital instrument , 2013, 2013 IEEE International Test Conference (ITC).
[8] Heinz-Dietrich Wuttke,et al. Automatic generation of an FPGA based embedded test system for printed circuit board testing , 2012, 2012 13th Latin American Test Workshop (LATW).
[9] Sergei Devadze,et al. FPGA-based synthetic instrumentation for board test , 2012, 2012 IEEE International Test Conference.
[10] Heinz-Dietrich Wuttke,et al. ISA configurability of an FPGA test-processor used for board-level interconnection testing , 2013, 2013 14th Latin American Test Workshop - LATW.