Design of Compact ESD Protection Circuit for V-Band RF Applications in a 65-nm CMOS Technology

Nanoscale CMOS technologies have been widely used to implement radio-frequency (RF) integrated circuits. However, the thinner gate oxide and silicided drain/source in nanoscale CMOS technologies seriously degraded the electrostatic discharge (ESD) robustness of RF circuits. Against ESD damage, an on-chip ESD protection design must be included in the RF circuits. As the RF circuits operate in the higher frequency band, the parasitic effect from ESD protection circuit must be strictly limited. To provide the effective ESD protection for a 60-GHz low-noise amplifier with less RF performance degradation, two new ESD protection circuits were studied in a 65-nm CMOS process. Such compact ESD protection circuits have been successfully verified in silicon chip to achieve the 2-kV human-body-model ESD robustness with the low insertion loss in small layout area. With the better performances, the proposed ESD protection circuits were very suitable for V-band RF ESD protection.

[1]  E. Rosenbaum,et al.  Layout Optimization of ESD Protection Diodes for High-Frequency I/Os , 2009, IEEE Transactions on Device and Materials Reliability.

[2]  M. Ker.  Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[3]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  D. Pozar.  Microwave Engineering , 1990 .

[5]  Chun-Yu Lin,et al.  Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies , 2011, IEEE Transactions on Device and Materials Reliability.

[6]  Robert W. Dutton,et al.  RF ESD protection strategies: Codesign vs. low-C protection , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Ming-Hsien Tsai,et al.  A 24 GHz Low-Noise Amplifier Using RF Junction Varactors for Noise Optimization and CDM ESD Protection in 90 nm CMOS , 2011, IEEE Microwave and Wireless Components Letters.

[8]  Ming-Dou Ker,et al.  Interference of ESD protection diodes on RF performance in Giga-Hz RF circuits , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[9]  P. Wambacq,et al.  Co-design methodology to provide high ESD protection levels in the advanced RF circuits , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  Chun-Yu Lin,et al.  Design and implementation of configurable ESD protection cell for 60-GHz RF circuits in a 65-nm CMOS process , 2011, Microelectron. Reliab..

[11]  Charvaka Duvvury,et al.  Impact of scaling on the high current behavior of RF CMOS technology , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[12]  G. Groeseneken,et al.  CDM and HBM analysis of ESD protected 60 GHz power amplifier in 45 nm low-power digital CMOS , 2009, 2009 31st EOS/ESD Symposium.

[13]  Elyse Rosenbaum,et al.  Cancellation technique to provide ESD protection for multi-GHz RF inputs , 2003 .

[14]  Ming-Dou Ker,et al.  Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process , 2009, Microelectron. Reliab..

[15]  Elyse Rosenbaum,et al.  Comprehensive ESD protection for RF inputs , 2005, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[16]  Dimitri Linten,et al.  A 5 GHz fully integrated ESD-protected low-noise amplifier in 90 nm RF CMOS , 2004 .

[17]  Chih-Sheng Chang,et al.  Advanced CMOS technology portfolio for RF IC applications , 2005, IEEE Transactions on Electron Devices.

[18]  Haigang Feng,et al.  A study of parasitic effects of ESD protection on RF ICs , 2002 .

[19]  S. Voldman.  ESD : RF Technology and Circuits , 2006 .

[20]  Ming-Dou Ker,et al.  ESD test methods on integrated circuits: an overview , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[21]  Hsiao-Tsung Yen,et al.  A Physical De-embedding Method for Silicon-based Device Applications , 2009 .

[22]  Rui P Martins,et al.  High-/Mixed-Voltage RF and Analog CMOS Circuits Come of Age , 2010, IEEE Circuits and Systems Magazine.

[23]  Ming-Hsien Tsai,et al.  Modified LC-tank ESD protection design for 60-GHz RF applications , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[24]  H.S. Bennett,et al.  Device and technology evolution for Si-based RF integrated circuits , 2005, IEEE Transactions on Electron Devices.

[25]  E. Rosenbaum,et al.  Diode-based tuned ESD protection for 5.25-GHz CMOS LNAs , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[26]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .