Low power storage exploration for H.263 video decoder

We describe a power exploration methodology for data-dominated applications using a H.263 video decoding demonstrator application. The starting point for our exploration is a C specification of the video decoder, available in the public domain from Telenor Research. We have transformed the data transfer scheme in the specification and have optimized the distributed memory organization. This results in a memory architecture with significantly reduced power consumption. For the worst-case mode using predicted and bi-directional (PB) frames, memory power consumption is reduced by a factor of 9. To achieve these results, we make use of our formalized high-level memory management methodology, partly supported in our ATOMIUM environment.

[1]  Akira Sato,et al.  An MPEG-1 audio/video decoder with run-length compressed antialiased video overlays , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Yves Durand,et al.  A single chip videophone video encoder/decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  Patrick Schaumont,et al.  Synthesis of pipelined DSP accelerators with dynamic scheduling , 1995 .

[4]  A. Cugnini,et al.  MPEG-2 video decoder for the digital HDTV Grand Alliance system , 1995 .

[5]  Shinobu Ueda,et al.  Development of an MPEG2 decoder for magneto-optical disk video players , 1995 .

[6]  Takao Onoye,et al.  VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding , 1995, IEEE Trans. Circuits Syst. Video Technol..

[7]  Hugo De Man,et al.  Global Communication and Memory Optimizing Transformations for Low Power Systems , 1994 .

[8]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[9]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .

[10]  Jan M. Rabaey,et al.  DSP specification using the Silage language , 1990 .

[11]  Kenji Maeguchi,et al.  A single-chip MPEG2 video decoder LSI , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[12]  H. De Man,et al.  Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.

[13]  H. De Man,et al.  Global communication and memory optimizing transformations for low power signal processing systems , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[14]  Hisashi Kodama,et al.  A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 CODEC , 1994 .