For pt.I see ibid., vol.40, no.3, p.570-6 (March 1993). The fundamental circuit ideas developed by the authors in Part I are applied to practical circuits, and the impact of neuron MOSFET on the implementation of binary-logic circuits is examined. For this purpose, two techniques are presented to simplify the circuit configurations. It is shown that the input-stage D/A converter circuit in the basic configuration can be eliminated without any major problems, resulting in improved noise margins and speed performance. Then a design technique for symmetric functions, which is especially important when the number of input variables increases, is presented. The nu MOS logic design is characterized by a large reduction in the number of transistors as well as of interconnections. However, the decrease in transistor count comes at a cost in process tolerance due to the multivalued nature of the device operation. Test circuits were fabricated by a typical double-polysilicon CMOS process, and the measurement results are presented. >
[1]
Tadashi Shibata,et al.
A functional MOS transistor featuring gate-level weighted sum and threshold operations
,
1992
.
[2]
Tadahiro Ohmi,et al.
An intelligent MOS transistor featuring gate-level weighted sum and threshold operations
,
1991,
International Electron Devices Meeting 1991 [Technical Digest].
[3]
Kenneth C. Smith,et al.
A multiple valued logic: a tutorial and appreciation
,
1988,
Computer.
[4]
Tadahiro Ohmi,et al.
Future trends and applications of ultra-clean technology
,
1989,
International Technical Digest on Electron Devices Meeting.
[5]
Tadashi Shibata,et al.
Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation
,
1993
.