A layered, codesign virtual machine approach to modeling computer systems

By using a macro/micro state model we show how assumptions on the resolution or logical and physical timing of computation in computer systems has resulted in design methodologies such as component-based decomposition, where they are completely coupled, and function/architecture separation, where they are completely independent. We discuss why these are inappropriate for emerging programmable, concurrent system design. By contrast, schedulers layered on hardware in concurrent systems already couple logical correctness with physical performance when they make effective resource sharing decisions. This paper lays a foundation for understanding how layered logical and physical sequencing will impact the design process, and provides insight into the problems that must be solved in such a design environment. Our layered approach is that of a virtual machine. We discuss our MESH research project in this context.

[1]  David B. Skillicorn,et al.  Models and languages for parallel computation , 1998, CSUR.

[2]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[3]  Hugo De Man,et al.  Operating system based software generation for systems-on-chip , 2000, Proceedings 37th Design Automation Conference.

[4]  Amer Baghdadi,et al.  Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Donald E. Thomas,et al.  A codesign virtual machine for hierarchical, balanced hardware/software system modeling , 2000, Proceedings 37th Design Automation Conference.

[6]  Donald E. Thomas,et al.  Modeling and simulation of steady state and transient behaviors for emergent SoCs , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[7]  Bernard P. Zeigler,et al.  Theory of modeling and simulation , 1976 .

[8]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .

[9]  Donald E. Thomas,et al.  Frequency interleaving as a codesign scheduling paradigm , 2000, CODES '00.

[10]  Petru Eles,et al.  Schedulability analysis for systems with data and control dependencies , 2000, Proceedings 12th Euromicro Conference on Real-Time Systems. Euromicro RTS 2000.

[11]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[12]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[13]  J. M. Paul,et al.  Modeling and evaluation of hardware/software designs , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[14]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.